Abstract: In order to reduce the total harmonic distortion (THD) of a bandpass-based oscillator, instead of using a conventional hard limiter, a multilevel hard limiter (MHL) is proposed which inherently removes the third and the fifth-order harmonics from the frequency spectrum of its output signal. The input-output characteristic of the proposed MHL contains slope values of only zero and infinity, making it easy to implement. The optimal height and width of each stair of the MHL characteristic are derived. Measurement results show that for the same bandpass filter, the proposed approach shows 14 dB improvement in the THD of the output signal with respect to the conventional two-level hard limiter (comparator). The oscillator has been fabricated in TSMC 0.35 mm CMOS process and the die occupies an area of about 3.15 mm 2 . The oscillator chip prototype operates at the frequency of 10.7 MHz, consumes 40 mA current from a 3.3 V power supply and yields a THD of 253 dB.
Introduction
Sine wave generators are required in a number of diverse application areas, including audio testing, calibration equipment, transducer drivers, power conditioning and automatic test equipment. As the other characteristics of integrated circuits improve with technology, the linearity and spectral purity of the signals generated in systems become increasingly important [1] .
Producing and manipulating the sine wave function is a common problem encountered by circuit designers. A sinusoidal oscillator is a combination of a selective (linear) circuit to set the oscillation frequency, a power boosting element at the oscillation frequency and an active element (limiter) to stabilise the oscillation amplitude [2] .
To start-up the oscillation, the poles of the linearised circuit have to be on the right half plane of the complex frequency plane. The actual placement of the poles on the imaginary axis is due to the nonlinear components in a positive feedback loop.
The selective network is ideally composed entirely of linear elements and includes reactive components, which can be reduced to a simple resonant circuit or a bandpass filter (BPF). The active element has the essential feature of being nonlinear (hard limiter) and is assumed to be free from reactive parameters. Therefore its behaviour is defined by a static characteristic of arbitrary shape. The property of the static characteristic of the nonlinear active element (limiter) essentially determines the level of distortion of the generated sinusoidal signal. However, the nonlinearities may cause the oscillation frequency to deviate from that expected based on linear operation if the amplitude becomes excessive. For example, in a master -slave tuning scheme, a voltage-controlled oscillator (VCO) with significant nonlinearities, even though locked to the external clock with a phase-locked loop, results in a poor tracking operation [1] . Thus, VCO linearity is critical and is maintained by controlling the amplitude of the oscillation so that the effect of the selective circuit nonlinearities on the oscillation frequency is minimised. Amplitude control can be achieved with an automatic gain control circuit or more simply with a carefully designed hard limiter circuit.
LC tank [3] and active-RC [4] circuits are among the most popular approaches to implement oscillators. Although for practical reasons the former approach is not preferred for implementations at relatively low-frequencies, the latter one suffers from the frequency limitation of the active elements (opamp) operating in closed loop. Operational transconductance amplifier (OTA)-based oscillators seem to be a better solution for frequencies below gigahartz due to the fact that they have high frequency poles and operate in open-loop architectures [5] .
Here, a bandpass-based oscillator using the proposed multilevel hard limiter (MHL) is presented. It is shown that for the same BPF using the MHL, the linearity of the output signal is significantly improved in comparison with the traditional two-level hard limiter static characteristic.
2
Bandpass-based oscillator theory
The bandpass-based oscillator, shown in Fig. 1a , consists of a BPF as the selective element together with a hard limiter as the active element in positive feedback [5 -7] . The conventional oscillator uses a two-level comparator as indicated in Fig. 1b , where z 0 is the clamping amplitude and x 0 is the threshold for the input signal, that is f (x) ¼ mx for jxj , x 0 and f(x) ¼ sign(x)z 0 for jxj . x 0 . A sound use of the BPF in this structure allows decoupling the amplitude and frequency controls of the oscillator. That is, the oscillation amplitude is indirectly controlled by the clamping levels +z 0 of the active element (comparator) while the oscillation frequency is changed by tuning the centre frequency of the BPF. The above property is due to the fact that only at the centre frequency of the BPF, the loop gain phase becomes zero. If the gain in the feedback loop is made much larger than unity (before clamping), the feedback loop can be viewed as a sine-to-square wave converter. Owing to the presence of the BPF, which attenuates the harmonics of the square wave but the fundamental one, the describing function (DF) [8] method can be used to study the dynamic behaviour of the loop. In this technique, the input of the nonlinearity is assumed to be an undistorted sinusoidal signal, x(t) ¼ A 0 sin(v 0 t). The higher-order harmonics present in the output signal y(t) in Fig. 1a are supposed to be filtered out sufficiently by BPF. Assuming A 0 . x 0 , the amplitude of the fundamental component a sin(v 0 t) of y(t) can be found from its Fourier series as
where m is the slope of the nonlinear characteristic in Fig. 1b and T ¼ 2p/v 0 is the period of the signal. Thus, the DF of the nonlinear block in Fig. 1b , which is the linear gain relating the amplitude of the fundamental component at the output to that of the input, can be expressed as
Therefore the hard limiter function f( . ) in Fig. 1a can be expressed as a linear function whose slope depends on the
Hence, the DF of the whole oscillator in Fig. 1a can be related to the transfer function of the BPF (H(s)) as
Assume the BPF has the following transfer function
where Q and v 0 are the quality factor and the centre frequency of the BPF, respectively.
Using (3) and (4), the time domain differential equation associated with the closed-loop block diagram of Fig. 1a can be written as
Once the steady state is achieved, the oscillation amplitude A 0 can be determined from (5).
Observe that the oscillation frequency is equal to v 0 and independent of the oscillation amplitude. Next, we propose an MHL scheme that combined with a BPF yields an enhanced total harmonic distortion (THD) of the bandpass-based oscillator waveform.
Proposed MHL
Few have been reported in the literature regarding the optimum shape of MHL (static characteristic) block in order to reduce its output harmonic distortion. Regarding the possible nonlinearities to be used in the feedback loop of Fig. 1a , some restrictions must be made; otherwise, the study of the oscillation made by the DF methodology is not feasible. We will exclusively focus on switching characteristics, that is slopes are only zero or infinity. Furthermore, practical implementation of these elements is relatively easy.
Optimum static characteristic (multilevel hard limiter)
For the generalised static characteristic in Fig. 2 , the output must be bounded therefore the slope of m N should be zero, where N is the number of levels.
To determine the remaining slopes in Fig. 2 , the input and output of the static characteristic block are assumed to be x(t) A 0 sin v 0 t and y(t) ' a sin v 0 t, respectively. Note, because of the odd symmetry of Fig. 2 , y(t) does not contain any cosine terms. To find the output amplitude a, the time t i where the input amplitude A 0 exceeds the voltage level of x i must be known. Using f(x) for different intervals of x in Fig. 2 , the output amplitude a with m N ¼ 0 can be found as
where
Thus, on the basis of (8) the DF of Fig. 2 can be expressed as
Suitable choices of r(r i ) and m i can minimise the output harmonics. This is explored next. As an example, a system with N ¼ 4 will be analysed. The transfer characteristic of the analysed system is shown in Fig. 3a . The DF can be found as
When the circuit reaches a steady-state oscillation (i.e. s ¼ jv 0 ), the slopes of the hard limiter characteristic of Fig. 3a can be obtained using (6) and (12).
Using (8) for N ¼ 3, the Fourier series coefficients a n of the output of the MHL block for A 0 . x 2 can be calculated
where the index n represents the odd harmonics. The P n functions are introduced to simplify the notation for a n . The P n functions to calculate the first four odd harmonics are shown in Table 1 . It is important to note that for all P n (r 1 ) functions in Table 1 P n (0) ¼ 0. This property will be exploited to find the optimum slopes of the nonlinear characteristic of Fig. 2 and Fig. 3a to make null the third and the fifth harmonic components.
If r 2 ¼ r 3 , the expression for a n can be simplified to
Analysing Fig. 3a and using r 2 ¼ r 3 , which implies r(r 2 ) ¼ r(r 3 ) and
The same result could have been obtained from (15) knowing r(r 2 ) ¼ r(r 3 ) implying a denominator of zero. Our ultimate goal is to minimise the number of harmonics at the output of the MHL. The first step in doing this was setting m 3 ¼ 1. To further simplify a n , the remaining terms must be reduced. The second term in (17) can be made zero by choosing m 2 ¼ 0, or by setting r 2 ¼ 0 implying x 2 ¼ 0. When m 3 was set to infinity previously, x 2 was made equal to x 3 . Therefore x 2 ¼ x 3 ¼ 0 would result in m 1 ¼ m 2 ¼ m 3 ¼ 1 and the static characteristic in Fig. 3a would result in a two-level hard limiter (comparator). From here, the scenario of m 2 ¼ 0 is a better option to null the second term without compromising the characteristic of the active element.
To null the remaining term in (17) there are two possibilities. First, m 1 can be set to 0. However, this choice of m 1 ¼ 0 results in a dead band in the characteristic of the nonlinear block and prevents the start-up of the oscillator (Fig. 3a) . The second method to cancel the first term in (17) would be to set r 1 ¼ 0. Having r 1 ¼ 0 implies x 1 ¼ 0 and r(r 1 ) ¼ 0 which makes m 1 ¼ 1. From (13), having r(r 1 ) ¼ 0 will also result in m 1 ¼ 1, verifying the result. Fig. 3b shows the resultant four-level MHL with
It is worth mentioning that in (17), the product of m i and P i (r 1 ) cannot be zero (m i Â P i (r 1 ) ¼ 1 Â 0). This multiplication implies a i must always have a finite value. Although the output harmonics cannot be made zero, the THD at the output of the active element can be minimised if odd slopes (m 1 , m 3 , m 5 , . . .) are made infinite and even slopes (m 2 , m 4 , m 6 , . . .) are made zero.
From the previous example where N ¼ 4, a more general output static characteristic can be obtained to minimise the output harmonics of the hard limiter. For even integer number of levels N it is required that N ¼ 2 k , where k is an integer number. The generalised static characteristic for minimised output harmonics is shown in Fig. 4 . Next Table 1 : P n (r i ) functions for a n 5 1, 3, 5 and 7
the detailed analysis of finding the optimum values of x i and y i to null the third and the fifth-order harmonics at the output of the MHL block is presented.
Time domain characterisation
Previously, the slopes of the MHL block were determined on the basis of a combination of a general analysis and a specific example. However, to implement the MHL block into a practical system, the values of x i and y i must be exactly determined. Assuming x i ¼ y i , if a sine wave with the amplitude equal to y N is applied as the input to the generalised static characteristic shown in Fig. 4 , the resulting positive half wave is as shown in Fig. 5 . To obtain the values of x i and y i , a Fourier analysis must be performed on the output of the MHL (Fig. 5) .
To begin, a simple comparator will be used as the limiter building block. The reference level of this block will be taken as zero such that the generated output will be a square waveform. The output of this comparator with a reference of zero will be denoted f 0 (t). There are two methods which may be used to obtain the output waveform shown in Fig. 5 .
The first implementation focuses on using the sum of the outputs of 2N 2 1 comparator's with different references of +y i . However, if this method is used, besides the increased power consumption and complexity, the exact times (t i ) where the output's are summed will vary based on fluctuations in the reference levels of the different comparator's. These fluctuations will produce an unwanted output waveform which could cause the system not to operate as desired.
The second implementation to obtain the MHL output as shown in Fig. 5 is based on using only one comparator with a reference voltage of zero. To illustrate this methodology, again we use the previous example of a four-level static characteristic. The output of this block for a sinusoidal input is shown in Fig. 6 . As depicted in Fig. 7 , the output of this block f c (t) can be obtained by summing f 0 (t) (ideal comparator output) together with two other properly scaled and time-shifted versions of f 0 (t).
where y 1 and y 2 are amplitudes of the stairs of waveform of Fig. 6 . The sum operation in Fig. 7 is a mathematical sum and it is just a conceptual diagram to construct f c (t). However, this concept has been used in Section 4.1 in implementing the MHL block in current mode which makes the sum operation feasible. Note that due to the symmetry of f c (t), the even harmonics of its Fourier series are zero. The first odd harmonics of f c (t) can be expressed as
where T 1 ¼ T/t 1 and a 0 (nv 0 ) and a c (nv 0 ), n ¼ 1, 3 and 5, are the coefficients of the Fourier series of f 0 (t) and f c (t), respectively. A careful examination of (20) and (21) shows that in the case of a linear relation between y 1 and y 2 , a proper value of T 1 can make the two terms inside the brackets zero. To find this proper value of T 1 , the terms of cos(ip/T 1 ) for i ¼ 2, 6 and 10 as functions of T 1 are plotted in Fig. 8 . In order to simultaneously null the third and the fifth-order harmonics, it is required that T 1 ¼ 8 which yields cos(6p/T 1 ) ¼ z cos(10p/T 1 ) ¼ 2 p 2/2. Thus, to make (20) and (21) zero, y 1 and y 2 have to be related as
Note that for y 2 /y 1 ¼ p 2 and t 0 ¼ T/8, from (19) it can be concluded that a c (v 0 ) ¼ ( y 2 / p 2) Â a 0 (v 0 ), which means that the oscillation amplitude can be tuned by changing y 2 while maintaining the condition described by (22).
General case: multilevel hard limiter
From the previous example, a general expression for the output f(t) of the MHL block in Fig. 5 can be derived by 
Thus, the Fourier series of the output signal f c (t) can be found as
where a c (nv 0 ) and a 0 (nv 0 ) are the Fourier series coefficients of f c (t) and f 0 (t), respectively. It can be demonstrated that for specific values of k and n, the following expressions of t i and y i make (24) zero.
The above fact has been visualised in Fig. 9 for k ¼ 1, 2, 4 and 8 and n ¼ f/f 0 . In the case of four-level MHL, that is k ¼ 2 in Fig. 9 , the absence of the third and the fifth-order harmonics in the frequency spectrum of the output signal of the proposed MHL has a significant effect on increasing the spectrum purity of the sinusoidal output without any extra effort to implement a significantly high-Q BPF.
Non-ideal effects
In implementation of f c (t), based on (23), the main sources of non-idealities are finite slopes (m i ) and inaccuracy in the switching time t i . Considering the above effects, the output waveform of the previously studied four-level MHL block in Fig. 3 can be modelled as the waveform shown in Fig. 10 . In this figure, the deviation of the slopes from their ideal (infinity) values correspond, to the deviation of t 0 and t 1 from their ideal values, zero and T/8, respectively. The nth Fourier series coefficient, taking into account these non-idealities, can be calculated aŝ
where Dt 1 ¼ ( y 2 2 y 1 )/m 3 and t 0 ¼ y 1 /m 1 . Note that for Dt 1 ¼ 0 and t 0 ¼ 0, (27) becomes (24). The overall THD of this waveform as well as the third and the fifth-order harmonic distortions (HD3 and HD5) are shown in Figs. 11 and 12 , respectively. The horizontal axes correspond to t 0 and t 1 and the vertical axis corresponds to distortion. Note that for values of t 0 = 0 and t 1 = T/8, the HD3 and the HD5 grew drastically from zero while the overall THD improves. The improvement in the THD is expected due to finite slopes, but it is not of interest since the higher harmonics of the output is attenuated by the BPF anyway. However, as Figs. 12a and 12b show, even with deviation of t 0 and t 1 from their ideal values, the HD3 and the HD5 of the proposed MHL are considerably below their corresponding values (Fig. 12c ) for the conventional two-level hard limiter.
Another source of non-ideality in implementation of f c (t) is the deviation of y 2 /y 1 from its ideal value of p 2. The HD3 of f c (t) as a function of this deviation has been plotted in Fig. 13 . For the purpose of comparison, the behaviour of HD3 as a function of t 0 has been plotted in the same figure as well. The variations in y 2 /y 1 and t 0 are normalised and the new variable is called Knorm so that Knorm ¼ 0 corresponds to y 2 /y 1 ¼ p 2 and t 0 ¼ T/8. In other words, the horizontal axis in Fig. 13 represents the variations of both y 2 /y 1 and t 0 . Observe that for any Knorm = 0, the net change in HD3 due to t 0 is greater than the corresponding change due to y 2 /y 1 . 
Circuit implementation
is included in the design to compare its performance with the proposed MHL block. A linearised transconductance buffer [9] is employed to monitor the output signal.
BPF design
To increase the linearity of the oscillator, besides increasing the Q, the nonlinearities associated with the BPF need to be minimised. Hence, a BPF using the linearised pseudodifferential OTA [10] has been designed. Fig. 15 shows the block diagram of the two-integrator loop biquad Gm-C filter. This topology is often preferred with respect to other versions since an additional low pass output is available. Furthermore, it has the advantage of allowing the control of the common-mode voltage at both integrator outputs. In addition, a minimum sensitivity of the quality factor with respect to capacitance mismatch is achieved by choosing C1 ¼ C2 [11] .
MHL static characteristic implementation
The main challenge in implementing the nonlinear characteristic of the MHL in Fig. 3b is the accuracy of the comparison of the sinusoidal input with zero and x 1 . This problem can be avoided by emulating the performance of the static characteristic based on the decomposition of the waveforms in square waves as shown in Fig. 7 . In this technique, the output signal of the BPF is only compared with zero and two independent delay lines generate the other two timeshifted waveforms. Its implementation is shown in Fig. 16 . This implementation requires three tasks of comparison, time delay and digital to analogue (DAC) conversion. The input comparator compares the input signal with ground to generate the base square wave f 0 (t) in Fig. 7 . Two separate delay lines generate f 0 (t 2 t 1 ) and f 0 (t 2 (T/2 2 t 1 )).
By having a well-characterised delay cell and using two decoders, it is possible to tune the total delay of the delay lines by configuring the delay cells in each line. In this technique, as shown in Fig. 16 , each delay cell can be bypassed using a switch whose control signal is one of the output bits of a thermometer decoder. Thus, when the input word of the decoder is changed by one bit, one delay cell is configured in the delay chain. However, for simplicity, these decoders are not incorporated in our design. Instead, two separate delay lines with three and 10 delay cells are used to delay f 0 (t) by t 1 and T/2 2 t 1 , respectively. The propagation delay time of each delay cell, shown in Fig. 17 , is directly proportional to V dd [12] and the load C L .
where k p ¼ 0.5 m n C ox (W/L) n and k n ¼ 0.5 m p C ox (W/L) p and V p and V n are the bias voltages of the p-type and n-type current sources in Fig. 17 , respectively.
Thus, by using the delay cell shown in Fig. 17 the total delay of each line can be tuned by changing the V dd of the corresponding delay cells.
The square wave f 0 (t) and its delayed versions are controlling two groups of switches, Ms1-Ms3 and Ms4-Ms6, which conceptually form a 3-bit DAC circuit. Transistors M1-M9 provide the reference currents for the switches Ms1-Ms6. The three switches of Ms1-Ms3 generate the positive portion of the composite pulse f c (t) and its negative portion is generated by Ms4-Ms6. The currents of these two groups of switches after being summed up at the output nodes, across f c (t), are converted to voltage using two matched resistors R ¼ 10 kV.
To implement the p 2 ratio between the two levels of the output voltage (22), the currents following through the switches have to be properly scaled with respect to I REF ¼ 20 mA which result in the following relations between the current sources in Fig. 16 
W L
To compensate for the effect of the process variations on the absolute values of the delays, the delay networks are made configurable using two independent 3-bit words. Moreover, reducing the mismatch between delay cells by careful layout design can improve the accuracy of the delay line. However, a more precise implementation of the delay line can be obtained by using a delay locked-loop (DLL) [13] at the cost of more complexity and increased power consumption. The input comparator [14] , required in Fig. 16 , is depicted in Fig. 18 . It is a synchronous high-speed comparator consisting of a cascade of a pre-amplifier, latch, self-biased differential amplifier and output driver. The quiescent current of the comparator is 90 mA.
Experimental results
The oscillator chip prototype was fabricated in TSMC 0.35 mm CMOS technology through and thanks to MOSIS. The micrograph is shown in Fig. 19 . The die size occupies a silicon area of about 3.15 mm 2 . Fig. 20 shows the measured frequency response of the BPF which shows a centre frequency and quality factor of around 10.6 MHz and 20, respectively. A linear buffer, shown in Fig. 21 , is used at the output of the BPF to convert the internal voltage mode signals to current [9] . The linearity of the buffer is adjustable through I bias2 . To characterise the contribution of the BPF on the overall HD3 of the oscillator, an IM3 measurement has been carried on the cascade combination of the BPF and the buffer and the result is shown in Fig. 22 . The two input tones are at frequencies of 10.65 and 10.75 MHz with equal amplitudes of 0.5 Vpp. The best obtained IM3 of the buffer is 263 dBm.
From Fig. 14 , by closing the loop of the filter and the nonlinear block, the circuit starts oscillating and its output spectrum for both cases of the conventional comparator and the proposed MHL are shown in Figs. 23 and 24 , respectively. Note that to have a fair comparison between the two scenarios, the reference current I REF in Fig. 16 has been adjusted so that the oscillation amplitudes of both cases are the same. Comparing these results shows a 224 dB improvement in the reduction of the third-order harmonic distortion at the output of the filter in the case of the proposed MHL. Observe that the fifth-order harmonic is reduced by several decibels in Fig. 24 , but its improvement is not as visible as the third-order one due to the attenuation of the filter. However, the seventh-order harmonics are comparable which is consistent with the analytical results obtained in (24). It is important to mention that the measured result in the case of the proposed MHL block is the best obtained result through adjusting the delay cells in Fig. 16 which tunes the delay time of t 1 in Fig. 6 . This has been achieved by changing the digital word controlling the delay cells in Fig. 16 in order to maintain the requirement of T 1 ¼ T/t 1 ¼ 8. If we assume that the first seven harmonics are the main harmonics at the output, the overall THD of the measured frequency spectra of Figs. 23 and 24 can be calculated as 238.63 and 253.16 dB, respectively. These results show that more than 14 dB improvement in the THD can be achieved by using the proposed MHL block. Fig. 25 shows the theoretical predictions of THD against different quality factors of the BPF for both the comparator and the MHL block. This figure shows that, for the measured quality factor of 15, the experimental results are in good agreement with the theory. The performance of the VCO built using the proposed MHL block against some of the previously published works has been summarised in Table 2 . The key advantage of using the proposed MHL Fig. 26 shows the effect of the delay cells on the HD3 of the proposed architecture in both simulation and measurement cases. The horizontal axis represents the percentage of the delay with respect to the fundamental period T. To explore the effect of using a DLL to generate the delayed pulses, a system level simulation using SIMULINK has been carried out and the results are shown in Fig. 26 as well. In the DLL-based implementation, for a small range of the delay introduced to each cell, the composite waveform f c (t) generated by the DLL remains insensitive to the delays which yield a nearly constant HD3. As it can be seen from this figure, there is only one optimum delay for which the measured HD3 is reduced and this value is around 1/8 of the fundamental period T. Deviation from this optimal value for delay results in a degraded HD3 as it has been verified by the measurement results.
Conclusions
A bandpass-based oscillator using an MHL has been presented. The proposed MHL used in a bandpass-based oscillator provides an improvement of 14 dB in THD with respect to the conventional two-level hard limiter. Furthermore, to obtain the same THD for an oscillator using the proposed MHL and the conventional limiter, the proposed one will require a much lower quality factor of the bandpass filter. In our case, the required quality factors were 5 and 30 to yield the same THD of 247 dB. The proposed MHL has the potential to be applied to other applications requiring switching [15] . 
